Introduction
Asynchronous circuits can be considered as a practical alternative to face some of the critical problems that appear when designing complex, low power, high performance digital systems.
The clock signal in synchronous circuits enables to introduce a level of abstraction in the time domain and overlook most temporal relations among the signals of the circuit. Only the concept of critical path is relevant for the performance of the system but not for its functional correctness. Unfortunately for the designer, the absence of a clock in asynchronous circuits makes their design an error-prone task. Most difficulties come from the need to ensure that all signals are free of undesirable transitions, hazards, that can produce circuit malfunctions.
The additional complexity introduced by the analysis of the temporal relations makes verification essential for asynchronous circuits. But while only the outputs of memory elements, e.g. flip-flops, are required to represent the state of a synchronous circuit, the output of all nodes (gates and memory elements) must be probed to define the state of an asynchronous circuit. Given that, in the worst case, the size of the state space can be 0(2.), TI being the number of signals to define the state, this space can become extremely large even for moderate size asynchronous circuits.
Several authors have proposed verification techniques to avoid the explicit enumeration of all the states: unfoldings [ll] , partial orders [14] , symbolic model checking [4] and trace theory [6] among others. This paper presents sufficient conditions to automatically reduce the complexity of the circuit to be verified for speed-independence. The proposed method aims at the reduction of the number of variables required for verification. It has been combined with symbolic model checking techniques to efficiently represent the state space of the circuit.
Contributions
The method presented in this paper aims at the verification of gate-level speed-independent circuits.
Beerel et al. [a] observed that, if the verifier were told by some oracle that the circuit is hazard-free, checking its correctness against its specification coiild he reduced, roughly speaking, to perform a verification B la synchronous with only the outputs of the memory elements (e.g. C-elements or RS flip-flops) as state variables. Based on this observation, our approach verifies correctness in two steps: (1) satisfiability of the specification assuming the absence of hazards and (2) hazard detection. The major contributions of this paper are the following:
The circuit, a flat netlist of gates, is automatically reduced to a set of complex gates. The time complexity of verification is made dependent on the number of memory elements rather than on the number of signals of the circuit.
Even with the reduction to complex gates, verification is kept exact, i.e. neither false positive nor false negative verification results are possible.
The environment is described by a state graph that only needs to contain the transitions of the input/output signals of the circuit. Choice and non-determinism of the environment are allowed.
The paper is organized as follows. Section 2 discusses the basic ideas of hierarchical gate-level verification by means of an example. Section 3 presents some basic definitions used along the paper. Section 4 analyzes the conditions under which exact hierarchical verification can be performed. Section 5 discusses the most significant implementation issues of our verifier. Comparative results between flat and hierarchical verification are presented in Section 6. Finally, Section 7 concludes the paper. 
Hiewrchical verification: overview
This section presents hierarchical verification by means of two examples. In this section, speedindependence will be considered equivalent to hazardfreeness under the unbounded gate delay model. More precise definitions will be given in Section 3.
Speed-independence is not a property of a circuit by itself but of the behavior of a circuit under a certain environment. In our framework, the behavior of the environment will be represented by a Signal Transition Graph [5] in which the output signals will be inputs of the circuit and vice versa. The circuit is hazard-free with environment (a), but hazardous with environment (b). In the latter case, a static hazard can be produced on signal d when, in the state (abcde) = (11110), the event e--arrives before e has switched to 1. However, note that an equivalent complex-gate implementation of the same circuit (Figure l. (c)) can be hazard-free. Figure 2 shows the state graph obtained by a reachability analysis of the system in Figure l . (a) . In the worst case, tthe number of states can be as lar,ge as 2" , n being the number of signals of the circuit. Verification through reachability analysis [4] would simply check that each transition produced at the outputs of the circuit can be accepted by the environment, i.e. a transition with the same label is enabled in the STG.
Functional and behavioral correct ness
Two important concepts must now be introduced to set up the basis of verification: functional correctness and behavioral correctness.
A circuit is said to be functionally correct if an appropriate combination of the delays of its components can produce the behavior expected by the environ--ment .
A functionally correct circuit is said to be behaw iorally correct if it produces the behavior expected by the environrnent regardless the delay assigned to each component, provided that the delays are within the margins assumed for the delay model and the technology. For speed-independent circuits, delays are in the range (0, a ) . 
Verification of functional correctness
A speed-independent circuit must behave correctly for any finite delay of its components. A particular case consists in "moving" the delay of a gate to its fan-out gates. Let us take as example the circuit in Figure l. (b). We can move the delay of gate e to its fan-out gate d, and we obtain the complex gate in Figure l .(c). We refer to this kind of gate clustering as collapsing. Since all the delays are in the range (0, a), the sum of the delays of d and e is still in the same range. The behavior of the output of a complex gate is included in the behavior of the original circuit (prior to collapsing).
In our framework, functional correctness is verified
Figure 3: (a) In the example of Figure l. (b), functional correctness is verified by first collapsing the AND and OR gates into one complex gate and eliminating signal e. Next, the state graph of the circuit/environment is built and verified for correctness (Figure 3.(a) ).
Verification of behavioral correctness
In general, large circuits will be collapsed into several complex gates. As illustrated in Figure 4 , this can be done hierarchically according to efficiency criteria for verification. The second step of verification is devoted to detect hazards inside the complex gates. Intuitively, this is performed as follows. Given a complex gate, the state graph of the collapsed circuit is projected onto the input/output signals of the complex gate. This projection maps all states with the same values for the input/output signals of the complex gate (even if they are semantically different) onto the same state. We will show that this apparent loss of environmental information is not relevant for the verification of hazard-freeness. Finally, the complex gate is verified to be hazard-free under the projected graph as environment.
Isomorphic groups of gates can be mapped onto the same complex gate. In the example in Figure 4 there is a pattern repeated twice: an OR gate which inputs are an AND gate and a primary input. We will show in Section 4 that we can project the environment of several complex gates onto one single state graph and verify they hazard-freeness at a time. This hierarchy allows us to verify isomorphic subcircuits together.
It is important to notice that the environment of each complex gate is calculated as if it were hazardfree. In Section 4 we will show that, even with this restricted environment, hazard-freeness can be exaclly verified. In case the complex gate were verified to be hazardfree, its corresponding state graph would be projected onto the input/output signals of its components and the same operation would be performed at the next level of the hierarchy. This is illustrated in Figure 5 that depicts the environment of the AND gate after projecting the graph of Only one question remains to be answered: why is hierarchical verification exact? In our framework, the absence of hazards is proved by verifying that the circuit is semz-modular, i.e. no gate can be disabled by changing the value of its inputs. Let us assume that C is a circuit amd 6 is an equivalent circuit in which some gates have lbeen collapsed into complex gates and the corresponding internal signals eliminated. In Section 4 we will prove that:
there is a complex gate of e for which the behavior of the corresponding decomposed gate, under the prc)jection of the state graph of 6 onto the input/outputs of the gate, is not semi-modular.
Conjecture a) guarantees no false negatzves,

Why is hierarchical verification more efficient ?
A critical factor that determines the complexity of verification is the number of signals of the circuit. With hierarchical verification the number of signals relevant at each step of the verification is drastically reduced: during verification of functional correctness only the input/output signals of the complex gates are required; during verification of behavioral correctness of a complex gate only the interface and internal signals of the gate are required.
There is only one limit to the minimum number of variables required for functional verification: the number of output signals of the memory elements, such as C-elements or RS flip-flops. modular either. 
2.4
approach impractical when a flat netlist of gates, with no explicit hierarchical organization, must be verified. Following Dill's approach, a subset of gates of the flat circuit (potentially substitutable by a complex gate) should be substituted by an equivalent trace structure. Not knowing how the environment of the complex gate will be inside the circuit, the trace structure should consider all possible input/output transitions and, therefore, include the state of all internal signals, which would preclude the subset of gates to be handled as a complex gate.
Conservative verification
Beerel et al.
[2] also propose a two-step approach. After verifying the circuit is complex-gate equivalent to its specification, hazard-freeness is verified by subsequently checking the monotonicity and acknowledgment of all signal transitions. A cube approximation that overestimates the set of states of the circuit is proposed to conservatively prove the absence of hazards. Although never found in the examples presented by the authors, false negatives are theoretically possible. Other limitations of this approach are that it is limited to externally-cut circuits (all memory elements must appear in the specification) and that the specification of the circuit is not allowed to express output choice (arbitration).
Polynomial methods for signal graphs
Kishinevsky et al. [7] presented a polynomial algorithm to verify distributivity (a subclass of speedindependence) from circuit behaviors described by signal graphs. The main limitation of their approach is that the signal graph must specify the transitions of all signals of the circuit and that neither choice nor non-determinism are allowed in the signal graphs.
Definitions
We will consider a circuit to be a set of gates connected to an environment. The behavior of the environment will be modeled by means of a state graph. In our verifier, the state graph is derived from a Signal Transition Graph that describes the interaction of the environment with the input/output signals of the circuit. Thus. environments with choice and non-2.5 Related work determinism are allowed. In this section, some of the most relevant efforts related with t8he verification of speed-independence and closest to the approach described in this paper are presented. In his thesis [B], Dill already proposed hierarc!hical verification of speed-independence: if a component conforms to a trace structure, the behavior of that component can be safely substituted by the trace structure.
Hierarchical verification
However, this approach requires the designer to identify the basic components of the circuit and know their expected behavior in advance. This makes the The fact that (s, s') E E will be also denoted by SES'. E* denotes the transitive closure of E, and sE*s' denotes that there is a path from state s to state s' in the state graph. In those cases jn which the labeling function is the identity, the state graph will be denoted simply as ( A , S, E). 
Relation E can be partitioned into n subsets as follows: The following proposition is a result of the previous definition. and Z' = projx(s') .
Proposition 3.1 Let C = ( A , F ) be a circuit, SG(C, so) = ( A , S, E ) its state graph, and fanin(ai) U
{ a i } & X E, A. Let projx(SG(C,so)) = ( X , s^, @ be the projection of SG(C,so) onto X . Let
Definition 3.6 (Observational equivalence between two circuits) Let C = ( A , F ) and 6 = ( X , @) be two circuits with X C A, and let S G ( C , s o ) = ( A , S , E ) and SG(G,?') = (X,,!?,,f?) be their
In this paper we propose to verify semi-modularity rather than speed-independence. Semi-modularity is more robust than speed-independence and both concepts are tightly related for most practical cases, as subsequently explained (see [17] for further details). 
Definition 3.7 (Semi-modularity)
Reduction to complex gates
This section provides the means that enable to elim-. inate some signals of a circuit to simplify its verification. We propose to collapse several gates into one complex gate with the same functional behavior and eliminate the internal signals.
Let us assume we have a circuit C = ( A , F ) with signal a, being driven by a combinational gate, Le. (a,) 
are semi,-modular with respect to a, in S G ( C , s n ) .
Proof Condition 1 of definition 3.6 holds by construction. Let s E S, 2 E S , g = projx(s) and ai E X. In those cases where we prove that fa(s) = f;(Z), it immediately follows that obsezvational equivalence holds.
More precisely, fi(s) = fi(g) = si implies that ai is stable in both s and S and, therefore, conditions 2.a and 2.b hold. If fi(s) = fi(2) = Si there exist s' and s such that sEis' and SEi? and ? = projx(s'), since the same signal transitions from s and 2. Therefore, conditions 2.a and 2.b also hold.
If a, @ fanin(ai) then s(2) = fi(s) and, therefore, observational equivalence holds. 
If a, E fanin(ai) then
. , S , -l , l ) . f n (s).
1 semi-modularity observational equivalence I 2EiS'. We will prove that there exist s', s" E S such that sE,s"Eis' and S' = projx(s').
Since a, is excited in s then we have s" E S such that sE,s". But now, ai is also excited in s" as 
Corollary 4.2 If 2 is semi-modular from and C is not semi-modular from s o , then either a, or some signal ai E fanout(a,) are not semi-modular in C .
Proof (by contradiction) Assume that a, and all its fanout signals are semi-modular. Then, by theorem 4.1, C and e should be observationally equivalent.
Since C is semi-modular and C is not semi-modular, then a, (the only non-observable signal) should be non-semi-m-odular, which contradicts the initial assumption.
0 Corollary 4.2 shows that hierarchical verification does not produce false positives. Consider a complex gate that drives ai E fanout (a,) , and that X i is the set of input/output signals of the gate, i.e. (a,) .
It can be derived that, by taking projx,(SG(e,2')) as the environment of the complex gate, and SE as the initial value for signal a,, non-semi-modularity of ai and a, in SG(C, so) is also detected in projx, ( S G ( e , 2')) (by proposition 3.1).
Intuitively it can be proved by showing there is always one state s of C in which non-semi-modularity is manifested for the first time from so. Because of the observational equivalence while semi-modularity holds from so, the projection of s ontoAXi will also belong to the set of states of projx,(SG(C,?')).
Environment of a complex gate and circuits with environment
Complex gates obtained from collapsing can be seen as externally-cut circuits [l] . An important property of externally-cut circuits is that they have no hidden state. The state of such circuits is completely captured by the values of the interface signals, i.e. the values of the interface signals uniquely define the value to which all internal signals would eventually settle if the interface were held fixed [l] . This follows from the fact that memory elements in externally-cut circuits can be regarded as combinational gates when given an interface state. For example, a C-element will operate as an AND gate in those states in which the output is zero, but as an OR gate if the output is one.
The projection of the state graph onto the interface signals will keep the edges involving interface signal switches (see proposition 3.1). This projection, however, may fold semantically different states onto the same state, thus introducing additional nondeterminism (choice). Nevertheless, input choice is not a problem because in the second verification step we are dealing with externally-cut circuits. Since there are no hidden variables, the circuit reaction will depend only on the state and on the signal that has switched. Therefore, the behavior of an externally-cut circuit in such cases will be the same independently of whether theire is a state with nondeterministic choice or two different states (with deterministic choice).
Let us assume that a circuit has several iinstances of the same l(comp1ex) gate. Figure 8 shows two AND gates of the same circuit with a different environment for each. As previously mentioned, the environment of a complex gate is calculated as the projection of the state gratph onto X,. In this is example the states labeled with 010 of the environment of G2 result from the projection of two different states2.
To verify the semi-modularity of each AND gate, we calculate the union of the environments of all AND gates of the circuit (environment for the generic gate G in Figure 13 ). This many-to-one mapping may introduce choice and/or non-determinism not manifested in the initial state graph. In fact, the set of sequences of transitions accepted by the union of projected state graphs can be larger than the union of the sets of sequences generated by each individual gate. However, semi-modularity is a local property of a gate that needs to be checked only between adjacent states of its environment. Since any transition of the projected state graph results from at least one projection of the original state graph, verification is not pessimistic but exact.
Interestingly, if the union of the projected state graphs produces a semi-modular behavior of G (the generic gate), it also describes a set of sequences of events that, if applied to each gate individually, would produce a semi-modular behavior.
Needless to say that, with the previous considerations, the presented approach allows to verify circuits against an environment described by a state graph, possibly containing choice, non-determinism and/or state variables that do not correspond to values of input/output signals.
Impleimentation issues
A verifier based on symbolic model checking has been implemented. Its inputs are a Signal Transition Graph, describing the behavior of the environment, and a netlist of gates. The environment only needs to specify transitions of the interface signals of the circuit. Input/output choice and non-determinism are allowed.
The markings (states) of the Signal Transition Graph are symbolically represented by using encoding techniques such as the ones presented in [8] . Disjunctively partitioned transition relations and breadth first search algorithms for symbolic traversal [4] htwe been used to calculate the set of reachable states. Next, some implementation issues are discussed.
'For the sake of clearness, they are depicted as different states in the fiigure
Reduction to complex gates
The algorithm currently implemented is very simple. Each combinational gate is collapsed with its fanout gates. Only when the output of a combinational gate is one of its inputs (feedback loop), the reduction is not possible.
At the end of the reduction step, only one signal for each memory element and combinational loop is kept. These signals are the ones used for functional verification.
Output choice
Circuits with output choice (arbitration) can also be verified with our method. The non-semimodularity of arbitration signals (e.g. outputs of a mutex) is considered hidden inside the gate and not manifested externally. This requires a special ad-hoc description of arbitration elements in the library of gates. For example, a mutex element with two inputs (RI,R2) and two outputs (Al,A2) can be modeled by two boolean equations:
In this case, non-semi-modularity is allowed for A1 and A2 with respect to A2 and A1 respectively.
Isochronic forks
Verification of speed-independence assumes that wire delays are negligible with regard to gate delays. As shown in Figure 7 , gates with multiple fan-out are split into several instances, each one collapsed with one of the fan-out gates. However, forks must be considered isochronic during the detection of hazards on the internal signals. Therefore, gates that share some input signals must be simultaneously verified for behavioral correctness, with only one common instance of the multiple-fan-out internal gates. As it is shown in Figure 7 .(c), signals a5 and a6 must be simultaneously verified with only one instance of the gate that drives a7. This would not be necessary if delayinsensitiveness were verified, since forks are not assumed to be isochronic. The size of the BDDs, often crucial to avoid running out of space, is reduced by the fact that many variables are eliminated when reducing to complex gates. The significant improvements in CPU time are basically due to two factors: 1) the reduction of the size of the BDDs and 2) the reduction of the logic depth of the circuit, which directly influences on the number of iterations required to reach a fixed point during the traversal.
Experimental results
The presented results confirm that hierarchical verification makes time complexity depend on the number of state signals of the circuit, rather than the number of gates. We believe that even better results can be obtained for circuits generated by automatic synthesis techniques, in which the ratio of combinational gates may be higher. However, at this moment there are no examples large enough to be considered critical for verification (the largest ones can be verified in roughly a dozen of seconds). As tools for synthesis and composition of circuits become mature, the complexity of the circuits will increase significantly.
Conclusions
The complexity of formal verification of asynchronous circuits fundamentally depends on the size of the circuit, i.e. the number of gates. Reducing the size of a circuit by collapsing gates into complex gates only allows a partial verification in which a false positive might be given as result.
In this paper, sufficient conditions for hierarchically verifying speed-independence have been presented. It has been shown that an exact verification can still be done if the circuit is reduced to complex gates and the environment of each complex gate is calculated during the verification of functional correctness. Circuits are allowed to be verified against an environment that may specify input/output choice and non-determinism.
A verifier based on symbolic model checking has been implemented and several experiments with large circuits reported. It has been shown that, by reducing the number of relevant variables during verification, both the size of the BDDs and the computational cost drastically drop.
As future work, techniques for regularity extraction will be explored [15] . They should allow to further reduce the computational cost of those circuits in which combinational gates dominate over memory elements.
